DSC2044FE2-H0006



Crystal-less[™] Configurable Clock Generator

General Description

The DSC2044FE2-H0006 is a programmable, high performance dual HCSL output oscillator utilizing Microchip's proven silicon MEMS technology to provide excellent jitter and stability while incorporating additional device functionality. Two HCSL outputs are controlled by separate supply voltages to allow for high output isolation. The frequencies of the outrputs can be identical or independently derived from a common PLL frequency source.

The DSC2044FE2-H0006 has provision for up to eight user-defined pre-programmed, pin-selectable output frequency combinations.


Applications

- Consumer Electronics
- Storage Area Networks - SATA, SAS, Fibre Channel
- Passive Optical Networks
- EPON, 10G-EPON, GPON, 10G-GPON
- Ethernet
- 1G, 10GBASE-T/KR/LR/SR, and FCoE
- HD/SD/SDI Video & Surveillance
- PCI Express
- Automotive

Block Diagram

Features

- Frequency and output formats:
 - HCSL
 - 156.25MHz
 - HCSL
 - 156.25MHz
- Low RMS phase jitter: <1ps (typ)
- ±25ppm frequency stability
- -20° C to $+70^{\circ}$ C ext. commercial temperature range
- High supply noise rejection: -50dBc
- Pin-selectable configurations - Up to 8 output frequency combinations
- Excellent shock & vibration immunity
- Qualified to MIL-STD-883 • High reliability
 - 20x better MTF than quartz oscillators
- Supply range of 2.25 to 3.6V
- AEC-Q100 automotive qualified
- 14-pin 3.2mm x 2.5mm QFN package



Microchip Technology Inc. November 07, 2016

4515

http://www.microchip.com Revision 1.0


tcghelp@microchip.com

Ordering Information

Ordering Part Number	Industrial Temperature Range	Shipping	Package
DSC2044FE2-H0006	-20°C to +70°C	Tube	14-pin 3.2mm x 2.5mm QFN
DSC2044FE2-H0006T	-20°C to +70°C	Tape and Reel	14-pin 3.2mm x 2.5mm QFN

Devices are Green and RoHS compliant. Sample material may have only a partial top mark.

Pin Configuration



14-pin 3.2mm x 2.5mm QFN

Pin Description

Pin Number	Pin Name	Pin Type	Pin Function	
1	OE	Ι	Enables outputs when high and disables outputs when low	
2	NC		Leave unconnected or connect to ground	
3	NC		Leave unconnected or connect to ground	
4	GND	PWR	Ground	
5	FS0	Ι	Least significant bit for frequency selection, see Table 1 for details	
6	FS1	Ι	Middle bit for frequency selection, see Table 1 for details	
7	FS2	Ι	Most significant bit for frequency selection, see Table 1 for details	
8	CLK1+	0	Positive HCSL output	
9	CLK1-	0	Negative HCSL output	
10	CLK2-	0	Negative HCSL output	
11	CLK2+	0	Positive HCSL output	
12	VDD2	PWR	Power supply for HCSL output CLK2, 1.65V to 3.6V (VDD2 \leq VDD)	
13	VDD	PWR	Power supply	
14	NC		Leave unconnected or connect to ground	

November 07, 2016 4515

Operational Description

The DSC2044FE2-H0006 is a dual output HCSL oscillator consisting of a MEMS resonator and a supporting PLL IC. The two HCSL outputs are generated through independent 8-bit programmable dividers from the output of the internal PLL. The two constraints are imposed on the output frequencies: 1) f2 = M x f1/N, where M and N are even integers between 4 and 254, 2) 1.2GHz < N x f2 < 1.7GHz. The actual frequencies output by DSC2044FE2-H0006 are controlled by an internal pre-programmed memory (OTP). This memory stores all coefficients required by the PLL for up to eight different frequency combinations. Three control pins (FS0 - FS2) select the output frequency combination. When OE (pin 1) is floated or connected to VDD, the DSC2044 is in operational mode. Driving OE to ground will tri-state both output drivers (hiimpedance mode).

Output Clock Frequencies

Frequency select bits are weakly tied high so if left unconnected the default setting will be [111] and the device will output the associated frequency highlighted in bold.

Enca (MIIa)	Freq Select Bits [FS2, FS1, FS0] - Default is [111]							
Freq (MHz)	000	001	010	011	100	101	110	111
CLK1	NA	NA	NA	NA	NA	NA	NA	156.25
CLK2	NA	NA	NA	NA	NA	NA	NA	156.25

Table 1. Pin-Selectable Output Frequencies

Absolute Maximum Ratings

Item	Min.	Max.	Units	Condition
Supply Voltage	-0.3	+4.0	V	
Input Voltage	-0.3	VDD + 0.3	V	
Junction Temp	-	+150	°C	
Storage Temp	-55	+150	°C	
Soldering Temp	-	+260	°C	40sec max.
ESD HBM MM CDM	-	4000 400 1500	V	

1000+ years of data retention on internal memory

Parameter Symbol Condition Units Min. Typ. Max. VDD V Supply Voltage¹ 2.25 3.6 Supply Current IDD OE pin low - output is disabled 21 23 mА OE pin high - outputs are enabled Supply Current² IDD 60 mΑ RL = 50Ohms, F01 = F02 = 156.25MHz Includes frequency variation due to initial Frequency Stability ΔF ±25 ppm tolerance, temp. and power supply voltage ΔF First year (@ 25°C) ±5 Aging ppm Startup Time³ tSU $T = 25^{\circ}C$ 5 ms Input Logic Levels Input Logic High VIH 0.75 x VDD V Input Logic Low VIL 0.25 x VDD Output Disable Time⁴ tDA 5 ns tEN Output Enable Time4 20 ns Pull-Up Resistor² Pull-up exists on all digital IO 40 kOhms **HCSL Outputs** Output Logic Levels Output Logic High VOH RL = 50Ohms0.725 V Output Logic Low VOL 0.1 -Pk to Pk Output Swing Single-Ended 750 mV Output Transition Time⁴ Rise Time tR 20% to 80% ps 200 400 Fall Time tF RL = 50Ohms, CL = 2pFCLK1 156.25 Frequency [FS2, FS1, FS0] = [1, 1, 1] MHz CLK2 156.25 Output Duty Cycle SYM Differential 48 52 % Period Jitter⁵ JPER F01 = F02 = 156.25MHz2.8 psRMS 200kHz to 20MHz @ 156.25MHz 0.25 Integrated Phase Noise JPH 100kHz to 20MHz @ 156.25MHz 0.37 12kHz to 20MHz @ 156.25MHz 1.7 2 psRMS

Specifications (Unless specified otherwise: $T = 25^{\circ}C$)

Notes:

1. Pin 12 VDD2, and pin 13 VDD should be filtered with 0.1uF capacitors.

2. Output is enabled if OE pin is floated or not connected.

3. tSU is time to 100ppm stable output frequency after VDD is applied and outputs are enabled.

4. Output Waveform and Test Circuit figures below define the parameters.

5. Period Jitter includes crosstalk from adjacent output.

Nominal Performance Parameters (Unless specified otherwise: T = 25°C, VDD = 3.3V)




Figure 1. HCSL Phase Jitter (integrated phase noise)

HCSL Output Waveform




Figure 2. HCSL Output Waveform

MSL 1 @ 260°C refer to JSTD-020C			
Ramp-Up Rate (200°C to Peak Temp)	3°C/sec Max.		
Preheat Time 150°C to 200°C	60 - 180 sec		
Time maintained above 217°C	60 - 150 sec		
Peak Temperature	255 - 260°C		
Time within 5°C of actual Peak	20 - 40 sec		
Ramp-Down Rate	6°C/sec Max.		
Time 25°C to Peak Temperature	8 min Max.		

Solder Reflow Profile





Figure 3. Solder Reflow Profile

Package Information⁷



Notes:

6. Connect the exposed die paddle to ground.

7. Package information is correct as of the publication date. For updates and most current information, go to www.microchip.com.

Microchip makes no representations or warranties with respect to the accuracy or completeness of the information furnished in this data sheet. This information is not intended as a warranty and Microchip does not assume responsibility for its use. Microchip reserves the right to change circuitry, specifications and descriptions at any time without notice. No license, whether express, implied, arising by estoppel or otherwise, to any intellectual property rights is granted by this document. Except as provided in Microchip's terms and conditions of sale for such products, Microchip assumes no liability whatsoever, and Microchip disclaims any express or implied warranty relating to the sale and/or use of Microchip products including liability or warranties relating to fitness for a particular purpose, merchantability, or infringement of any patent, copyright or other intellectual property right.

Microchip products are not designed or authorized for use as components in life support appliances, devices or systems where malfunction of a product can reasonably be expected to result in personal injury. Life support devices or systems are devices or systems that (a) are intended for surgical implant into the body or (b) support or sustain life, and whose failure to perform can be reasonably expected to result in a significant injury to the user. A Purchaser's use or sale of Microchip Products for use in life support appliances, devices or systems is a Purchaser's own risk and Purchaser agrees to fully indemnify Microchip for any damages resulting from such use or sale.

© 2016 Microchip Technology Inc.